Forum Discussion
Altera_Forum
Honored Contributor
15 years agoThe inputs are the control lines, rdreq, wrreq, and the data. These are all zero in the design. ModelSim shows that.
The FIFO is instanciated in the design. I don't see an entry in the testbech for the FIFO. I can't call myself a Modelsim expert.