Forum Discussion
4 Replies
- AnandRaj_S_Intel
Regular Contributor
Hi,
We have to supply VCCIO. If VCCIO is not powered, configuration will fail. The POR circuitry keeps the Cyclone V device in the reset state until the power supply outputs are within the recommended operating range.
- The output buffers are tri-stated during system power up or power down,All user I/O pins are tri-stated during configuration.
- The POR circuitry monitors the voltage level of the power supplies and keeps the I/O pins tri-stated until the device is in user mode.
Reference page 142 & 318.
https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/cyclone-v/cv_5v2.pdf
Let me know if you need any further assistance.
Best Regards,
Anand
- DDina
New Contributor
Hi.
You are not right.
All I/Os pins are tied to an internal weak pull-up during Power Up and Reset. See page 244.
I see that VCCIO is Not Monitored by the POR Circuitry. See page 321. I repeat my question. May I not supply voltage to VCCIO during power up and configuration?
https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/cyclone-v/cv_5v2.pdf
- AnandRaj_S_Intel
Regular Contributor
Hi,
Yes, All I/Os pins are tied to an internal weak pull-up during Power Up and Reset.
Coming back to the question
- May I not supply voltage to VCCIO during power up and configuration?.Yes, VCCIO is not required for power up and configuration.
2.How long may I not supply voltage to VCCIO?
VCCIO is not monitored by POR so it can be as long as you like.
We can power up VCCIO for IO banks individually after configuration based on our design requirements.
Let me know if you need any further assistance.
Best Regards,
Anand
- DDina
New Contributor
Thank you very much!