Forum Discussion

Valerius's avatar
Valerius
Icon for New Contributor rankNew Contributor
12 months ago

MAX10 FPGA design : some questions about clock and other aspects

Hi all, finally I'm doing my first FPGA design (after tons with simpler CPLDs) I'm targeting a MAX10 FPGA (10M08SCE144C8G is the exact part name).The design will be a kind of replacement installed ...