Altera_Forum
Honored Contributor
16 years agoMax II startup glitch
Hi
I have created a PCB using a Max II EPM240T100I5N for a state machine + logic. It works 100% except for the fact that the outputs are high for 100us in duration (1 clock cycle) at startup. The State machine startsup into a reset state where all outputs are explicitly forced to low at. Is there a Quartus setting that I haven't checked that suppresses the outputs at startup or is this something I will have to live with. Its not a trainsmash as the other systems which interface with the board have not yet initialised when the glitch occurs and therefore are incapable of responding or even detecting it, but I would like to sort out this issue nonetheless. The outputs are driving nchannel FETs with 10k pull downs at the gate. Any help would be appreciated Meng