Forum Discussion
srimathi
New Contributor
1 year agoMax II EPM240T100C5N CLCD
I'm using an Altera MAX II EPM240T100C5N CPLD and trying to implement UART transmission using Verilog (bit-banged at 9600 baud). The design is written and successfully compiled in Quartus, and progra...
Farabi_Altera
Regular Contributor
1 year agoHello,
You will in UART IP to implement the design. Do you have the IP?
regards
Farabi
srimathi
New Contributor
1 year agoHi,
I don't have anything like that(UART IP) and also no idea about it. Can you please share your thoughts on how to do the UART communication.
Thanks.