Forum Discussion

Ian_Gibb's avatar
Ian_Gibb
Icon for New Contributor rankNew Contributor
4 years ago
Solved

MAX 10 PLL input and output clocks warnings

Device Max10M40DA256 Nios + SDRAM + application IP on avalon bus I get warnings on the PLL clocks about the input clock to PLL inclock[0] and an output clock to the SDRAM CK input. Only one PLL i...
  • Ian_Gibb's avatar
    4 years ago

    Hi Ash,

    Thanks for this, thats all good now. I also found i had declared the input clock as a global clock which it did not like ... i assume because it no longer exclusive to the PLL input. With that and your notes above i no longer get these warnings.

    Many thanks for your help.

    Ian