MAX 10 FPGA

Question

Does anyone know where I can find more detailed information about how many PLLs each FPGA has? I an looking into the MAX 10 specifically, 10M50SAE144I7G, to replace an outdated FPGA. The document overview for the MAX 10 devices says that the 10M50 FPGAs have 4 PLLs, but when I tried to compile my code on to it, Quartus Prime Lite (19.1) said this device only has 1 PLL. Is it that it really has 1 PLL or do I not that the right version of Quartus?

sstrell · Answer

Which document are you looking at?  This says it has 4:
https://www.intel.com/content/www/us/en/docs/programmable/683047/21-1/clocking-and-pll-overview.html
What is the exact error you are seeing in Quartus?  Are you sure you've selected the correct target device?

klopez · Answer

This document, it also says it should have 4PLLs:
https://www.intel.com/content/www/us/en/docs/programmable/683658/current/fpga-device-overview.html
The error says:
"176394 Can't fil 2 PLLs in the devie -- only 1 PLLs are available."
Yes I double checked and I did select the correct device.

sstrell · Answer

This doesn't make much sense since every MAX 10 device has at least 2 PLLs.
I'm assuming you are using the IP Parameter Editor to create the PLLs and then instantiate them.  You could try deleting the generated IP files and recreating the PLLs.  You could also try deleting your db and incremental_db folders and recompiling to see if that fixes the issue.
If the tool still thinks your device has only one PLL, I'd try reinstalling Quartus or at least the MAX 10 .qdz.  Something's fishy.

ash_r_intel · Answer

Hi,
Attaching a snip showing that the 10M50SAE144I7G device have only one PLL.

Regards

klopez · Answer

I see thank you!

Forum Discussion

MAX 10 FPGA

5 Replies

Recent Discussions

Request for COO info

JTAG Chain Broken on Agilex 7-I Dev Kit

Feasibility to implement 350MHz LVDS + soft-CDR on Cyclone 10LP

Question

Will serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?