Matthew99New Contributor1 year agoMAX 10 CPLD fw program question Hi all, For Altera MAX 10 CPLD, is there any boot mode setting, such boot from flash, jtag or others? how is cpld fw programmed? and where should be cpld fw written is there any related documents ...Show More
WZ2Frequent Contributor1 year agocopy from https://community.intel.com/t5/Programmable-Devices/Altera-MAX-10-CPLD-development/m-p/1672397#M99568
Recent DiscussionsAgilex 3 A3CZ100BM16AE7S – 3.3 V HVIO input always reads HIGHHSIO Differential Clock Output VOD and VOCMCan MAX10-DC compact device supports RSU feature?Boundary scan access to SDM pins on Agilex 7Cyclone 10 LP Bitstream Compression FailingSolved
