Minh_LeNew Contributor3 years agoJTAG to Avalon master simulation Hi, I want to simulate my entire design that include main_qsys IP core and Nios processor. I try to follow the link below to talk to Avalon bus via System Console in simulation; however, I couldn't...Show More
Recent DiscussionsWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File InformationCyclone 10 LP's Extended Industrial parts