Forum Discussion

Honored Contributor

14 years ago

JTAG target board circuit design

Hello, Im trying to program an epm7064s fpga jlead package device. I am using the USB blaster which is integrated into the terrasic micro max II development board. I am using a PLCC socket with 44...

Altera_Forum

Honored Contributor

14 years ago

I've never had any problems with JTAG connections like this to MAX7000 devices:

http://www.leonheller.com/cpld/proto(page1).pdf (http://www.leonheller.com/cpld/proto(page1).pdf)

Forum Discussion

JTAG target board circuit design

Recent Discussions

Cyclone-V SCFIFO - adding ECC to M10K/MLAB/Auto memory

Will serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?

System PLL of Agliex5 PCIE example design cannot be locked after configuration

JTAG Chain Broken on Agilex 7-I Dev Kit

Request for Cyclone V Pinout File Information