Altera_ForumHonored Contributor15 years agoJtag configuration for ARRIA GX hi all........ We have some problem related to JTAG configuration.The problem is .... When all the bank are given 3.3 v supply the jtag working fine but when bank 4 and bank 7 are given 1.5 ...Show More
Recent DiscussionsCyclone IV E – PLL Power Track Width Recommendation ClarificationOperating temperature for 10M08DCF256A7GSystem PLL of Agliex5 PCIE example design cannot be locked after configurationDownload links not workingJTAG Chain Broken on Agilex 7-I Dev Kit