aaronkwakNew Contributor2 years agoJESD204C CRC occur CRC error...Debug issue point? We are using Agilex F-tile and are testing it using JESD204C IP on the FPGA. There were various issues with the JESD 204C TX, but it was confirmed that it is currently operating normally. However, ...Show More
aaronkwakNew Contributor2 years agoI can't believe there is no expert at "intel" who can answer this..... OTL
Recent DiscussionsSystem PLL of Agliex5 PCIE example design cannot be locked after configurationBidirectional differential port on MAX10Quartus Pro invalid command name "End-trace"SolvedGTS Transceiver CompatibilityBackplane Ethernet 10GBASE-KR PHY FPGA IP