Forum Discussion

VMich4's avatar
VMich4
Icon for New Contributor rankNew Contributor
6 years ago

I've a problem with PCIe in Arria10. Сoreclkout_hip = 0!

We have developed a module with installed FPGA Arria 10. FPGA - 10Ax022E4F29i3. In the project we use IPCore Pcie (HardIP). Refclk (100MHz) is detected inside FPGA (SignalTap "sees"). But on the output IPCore:

coreclkout_hip = 0; (!!!)

rx_is_lockedtoref = 0;

rx_is_lockedtodata = 0;

reset_status = 1;

But

serdes_pll_locked = 1.

So far I have not had such problems with HardIP PCIe.

Сoreclkout_hip was always available.

4 Replies

  • AndyN's avatar
    AndyN
    Icon for Occasional Contributor rankOccasional Contributor
    6 years ago

    Sounds like you're just stuck in reset. What're the npor and pin_perst inputs to the IP doing?

  • BoonT_Intel's avatar
    BoonT_Intel
    Icon for Frequent Contributor rankFrequent Contributor
    6 years ago

    AndyN, thanks for help.

    Other than reset, what is the sampling clock that you used for signaltap (STP)? If the sampling clock is slower or same frequency compare to the coreclkout_hip. Then you might unable to see it toggling in STP.

  • VMich4's avatar
    VMich4
    Icon for New Contributor rankNew Contributor
    6 years ago

    we tried different varients for npor and perst... it doesn't works. And this poject on Altera KIT (Arria 10 GX115) works!

    STP used diff. freq - 100 ref_clk from input, 62,5 MHZ from other pin. nothing.... And reset_status = 1!!

  • BoonT_Intel's avatar
    BoonT_Intel
    Icon for Frequent Contributor rankFrequent Contributor
    6 years ago

    Hi sir,

    Can you please elaborate on this sentence?

    STP used diff. freq - 100 ref_clk from input, 62,5 MHZ from other pin. nothing.... And reset_status = 1!!

    Does it mean ref clock is 100Mhz, other pin with 62.5Mhz is for which signal? And 'nothing' is referring to what?