Altera_Forum
Honored Contributor
9 years agoIs it OK to use clock in the logic decisions?
I have following logic in the design
always @(posedge clkA, posedge clkB) begin if (clkB) //this is like chip select line so it is not nearly as fast as clkA resetAllSignals() else doTheWork The design worked well in a certain environment, but when moved to another environment where clkB input is coming from a new device I am seeing funky stuff. To be more precise I can see on the scope the situation in which clkB goes high but the logic executes doTheWork part. clkA is not changing when this is happening. I am no signal expert and am wondering is it OK to use clkB to clock the logic and make a decision what will logic do? If this is OK any idea on why this might be happening? Thanks Ogi