Altera_ForumHonored Contributor15 years agoIs every module need a reset signal? in the timing diagram ,data0,data1,data2,data3 are the input data for the ram ,and there are output data,we,oe2 is the write and read signal respectly? but there is no reset signal? I wonder how the...Show More未命名.jpg54 KB
Altera_ForumHonored Contributor15 years agoNO,this module contains a ram and a control circuit,so it is generated by this module.
Recent DiscussionsQuartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" requiredInquiry regarding purchasing FPGA licensesCyclone 10 LP's Extended Industrial partsAgilex 7 F/I Series True Differential Input TerminationSolvedAgilex 7 F Series Transceiver Pins Allowed Voltages During Powerup/When UnpoweredSolved