Altera_ForumHonored Contributor14 years agoIOE Programmable delay for ArriaGX issueHi dears: How to implement output register to output pin delay on ArriaGX? There should be 2 available settings and max offset 0.717ns for ArriaGX devices, but how can i realize it? Thanks in advance!
Recent DiscussionsQuartus lite 25.1 Altpll issuesBidirectional pin USB_RX with a pseudo-differential I/O standard must use the OEIN port of the nodeQuartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" requiredInquiry regarding purchasing FPGA licensesCyclone 10 LP's Extended Industrial parts