Altera_ForumHonored Contributor15 years agoIOE Programmable delay for ArriaGX issueHi dears: How to implement output register to output pin delay on ArriaGX? There should be 2 available settings and max offset 0.717ns for ArriaGX devices, but how can i realize it? Thanks in advance!
Recent DiscussionsLooking for the Document ID 854068SolvedAbout floating voltage of the Agilex 3 power on resetSuggestion of carry chain type TDC of Cyclone 10 GX FPGA chipsIP components used in the design have conflicting settings. Intel PCIE Ftile MCDMAImplementation of lower data rate.