Altera_ForumHonored Contributor14 years agoIOE Programmable delay for ArriaGX issueHi dears: How to implement output register to output pin delay on ArriaGX? There should be 2 available settings and max offset 0.717ns for ArriaGX devices, but how can i realize it? Thanks in advance!
Recent DiscussionsAMD/ XQVC1902 Xilinx Versal AI Core Inventory AvailabilityQuartus and power domainMac internal loopback F-Tile, Quartus 25.2Agilex 5 LVDS reciver with custom pinsManual checksum verification of CFM0