Forum Discussion
Altera_Forum
Honored Contributor
15 years agoProbably Higher...
But there is a dynamic(real time) reconfiguration into the PLL-with a 78ps resolution. we can eventually use this option to "achieve the phased sampling". Mean feed the latch input from a pll output only by using the I/O GT ? the jitter will be always inferior to 100ps ??