interface DAC in VHDL

Question

Hi,

I´m trying to interface a DAC converter in VHDL with board DSP Development Board for Stratix II Edition, in order to send a pulse, but i´m new in this type of design language.

so i need some help. I´m interested in the vhdl code if it would be possible. Thank you very much.

altera_forum · Answer

What kind on dac? Parralel LVDS, SPI, I2C....

altera_forum · Answer

it's parallel (dac5672 from ti)

altera_forum · Answer

It's verilog..

module top

(

data2dac,

clk,

clkA,

wrtA,

mode

);

output reg [13:0] data2dacA;

input clk;

output clkA;

output wrtA;

output mode;

assign mode = 1'b1;

assign clkA = clk;

assign wrtA = clk;

reg [13:0] tmp;

always @(posedge clk)begin

tmp <= tmp +1'h1; //saw waive.

data2dacA <= tmp;// 4 speed

end

endmodule;

altera_forum · Answer

thank you ARTEM_BOND  i didn't study verilog but i try to understand this code and transform it to vhdl  i have just one question   what do you mean by this line "assign mode = 1'b1;"  ?

altera_forum · Answer

http://focus.ti.com/lit/ds/symlink/dac5672.pdf Page 3 "Mode Select: H – Dual Bus, L – Interleaved. Internal pullup.". It's a DAC pin. Select operation mode. If mode = 1'b0 it will not work.

Forum Discussion

interface DAC in VHDL

10 Replies

Recent Discussions

Agilex 5 FPGA EMIF: sharing LPDDR4 reference clock between Bank 3A and Bank 3B

Functional fail and suspect relate to the component

Cyclone IV GX Invalid JTAG ID Code - EPCS32

Agilex 7 - Incorrect Device ID in Programmer

MT25Q512 Programming Issue When Connected to Cyclone 10CX150Y