Altera_ForumHonored Contributor15 years agoinfer true dual port asynchronous ram hallo everyone, i need a true dual port asynchronous ram for my selfmade soft-core project. to be hardware independent i try to infer the ram-block from vhdl-code. this is my code: ...Show More
Altera_ForumHonored Contributor15 years agothanks to all, that helps a lot to understand the compilation result.
Recent DiscussionsFeasibility to implement 350MHz LVDS + soft-CDR on Cyclone 10LPQuestionWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?1.8 V LVDS Receiver Timing Specifications for Intel MAX 10 Dual Supply DevicesSolvedAvalon-ST configuration with Agilex 3 fails