HVIO and HSIO inputs during power-up

Hello Intel Team What should be the state of the HVIO and HSIO inputs during unpowered FPGA and power -up and power-down state? Is there any limitations? If there is an issue if the periphera...