How to use Signal tab to verify signal PHY Lite for Parallel Interfaces FPGA IP

Hi, I am new for FPGA I am using Arria 10 - 10AX115S2F45I1SG My design uses PHY Lite for Parallel Interfaces FPGA IP. When I enable signal tab in Asembler. I have problem when synthesiz...