How to use Signal tab to verify signal PHY Lite for Parallel Interfaces FPGA IP

You are most likely tapping a post-fit node in your design that cannot be tapped. Look over the Node List in your Signal Tap file and see if you can tap either a pre-synthesis version of the node or another signal that feeds into the node you want to look at.