Altera_ForumHonored Contributor17 years agoHow to make an LVDS Board interconnection Hi, i have the following Problem. I have two Development Boards. The first one is a TERASIC DE2-70 with Cyclone II Speed Grade 6. It has some toggle switches and expansion headers. The second ...Show Moremultiple-attachments.zip536 KB
Altera_ForumHonored Contributor16 years agoI want to test your design, would you please send your project here?
Recent DiscussionsRegarding Power-Up Sequence for Agilex 5Cyclone V SoC 5CSXC6 Series GXB Utilization and LimitationsHow to tell Quartus my Arria10 target system CLKUSR frequency is 100MHz?Agilex 3 PLL in Source Synchronous mode ?writing a word to cfm1 using on chip flash ip on max10