How to fit 2 multipliers in one DSP block - Arria V?

In a project done using Arria V FPGA (5AGXFB1HF35I3), I'm using an IP (LPM_MULT) with the following properties: dataa and datab input width - 16bit result output width - 32bit Signed Two cl...