Altera_ForumHonored Contributor16 years agoHow to deal with these unused power pins? I have a develop kit, On the board the FPGA used nearly all pins and some banks use different voltage, such as 2.5V,1.8V,3.3V. Recently, I build a new project on this board and only used Bank 1 and B...Show More
Recent DiscussionsCyclone-V SCFIFO - adding ECC to M10K/MLAB/Auto memoryWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File Information