How to connect two ddrs in a cyclone iii?

According to the overview in hardware handbook, this should work, I suggest to write a test design (e.g. two instances of the Altera test driver) and compile with the intended pin assignments before starting the PCB. You have to keep several constraints, e.g. I/O distance rules, and maximum number of voltage referenced pins in a bank.