zlan01New Contributor6 years agohow about to generate a reset using a counter enabled by the locked signal of the pll ?how about to generate a reset using a counter ,beginning to work when the locked signal of the pll is high, can the machinism run properly ?
Recent DiscussionsSuggestion of carry chain type TDC of Cyclone 10 GX FPGA chipsPower consumption between Agilex3 and Microchip Polarfire FPGACyclone V SoC 5CSXC6 Series GXB Utilization and LimitationsMac internal loopback F-Tile, Quartus 25.2Cyclone 10 LP Device Pin Match