zlan01New Contributor6 years agohow about to generate a reset using a counter enabled by the locked signal of the pll ?how about to generate a reset using a counter ,beginning to work when the locked signal of the pll is high, can the machinism run properly ?
Recent DiscussionsPCIe not working (no enumeration) Agilex™ 5 FPGA E-Series 065B Modular Development KitDoes the 1SG280LU2F50E2VG support bitfile encryptionCan not program Agilex-5 devicePart no query-5CEFA9F31I7NFAUnable to Generate .sof File in Quartus Prime Standard Edition 15.1 – 30‑Day Evaluation Mode