zlan01New Contributor6 years agohow about to generate a reset using a counter enabled by the locked signal of the pll ? how about to generate a reset using a counter ,beginning to work when the locked signal of the pll is high, can the machinism run properly ?
Recent DiscussionsRegarding Power-Up Sequence for Agilex 5Cyclone V SoC 5CSXC6 Series GXB Utilization and LimitationsHow to tell Quartus my Arria10 target system CLKUSR frequency is 100MHz?Agilex 3 PLL in Source Synchronous mode ?writing a word to cfm1 using on chip flash ip on max10