Altera_ForumHonored Contributor16 years agoHigh Level, Low Level, stratix II. I have a data signal with low voltage peak to peak (only 0.5 volts). I want my stratix II FPGA to understand it as a zero and one. To do that I tried changing my input from 3.3v to 1.5, but qu...Show More
Recent DiscussionsWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File InformationCyclone 10 LP's Extended Industrial parts