Forum Discussion
Altera_Forum
Honored Contributor
8 years agoHandling generic parameters in Quartus II 16.1 VHDL
Hello to everyone, I fpga and vhdl begginer and I am currently working on university project which concerns some array calculations on Cyclone V fpga and VHDL and I have a problem. All cust...
Altera_Forum
Honored Contributor
8 years agothe problem is you didnt constrain the 2nd dimension - the std_logic_vector