Altera_Forum
Honored Contributor
17 years agoGlobal clock, virtual pins & incremental compilation
I'm doing an incremental compilation with a bottom up approach and I've a problem.
The problem is that on a partition I've the clock management section and so their output go on other partition. In the first partion I've declared theese output as global signal (ofc I've removed the autoassignment of gloabal line, and I put them manually) and I've done the same in the destination partition input. The problem is that quartus give me message (critical warning) like this one: "Critical Warning: clock port is fed by virtual pin "CLK_X"; timing analysis treats input to the clock port as a ripple clock" Can I not consider this because then in the top all should be ok because the CLK_X is on a global line or have I to take care of this problem? In the second case what shall I do? I'm sure that should be some constraint I've to give somewhere in order to solve this. Thx alot. PS: Please have a look also on my other thread about incremental compilation, I still have a lot of question unresolved about the metodology to be used.. Title: How to start a new design - best way (incremental compilation) Link: http://www.alteraforum.com/forum/showthread.php?t=3380