Getting the System Time in VHDL

Hello, Attached below is my VHDL code for a digital clock. Right now the code sets the default time as 12:00:00 AM, as seen from lines 35-38. I was wondering if there was some sort of command i...