sumanth1New Contributor3 years agoGenerating an Agilex per pin RLC IBIS (.ibs) file Hi, I'm trying to produce an ibis file for my FPGA design using the method outlined in: Generating an Agilex per pin RLC IBIS (.ibs) file (intel.com) I require package-specific RLC data for th...Show More
AqidAyman_AlteraRegular Contributor3 years agoHi,I have emailed you another file.Can you check it?Regards,Aqid
Recent DiscussionsQuestionWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?1.8 V LVDS Receiver Timing Specifications for Intel MAX 10 Dual Supply DevicesSolvedAvalon-ST configuration with Agilex 3 failsQuartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" required