sumanth1New Contributor3 years agoGenerating an Agilex per pin RLC IBIS (.ibs) file Hi, I'm trying to produce an ibis file for my FPGA design using the method outlined in: Generating an Agilex per pin RLC IBIS (.ibs) file (intel.com) I require package-specific RLC data for th...Show More
AqidAyman_AlteraRegular Contributor3 years agoHi,I have emailed you another file.Can you check it?Regards,Aqid
Recent DiscussionsDK-DEV-AGI027-RA QSPI Verification FailsCyclone 5 SoC FPGA Bank Supply PrerequisiteAGILEX 5 Migration issueTo INTEL - Request for Compliance Data from Analog Devices, IncArria 10 GX RX max intra-differential pair skew