fPLL to IOPLL cascading | Stratix 10

I am working on a design in which I'd like to receive transceiver data synchronous to an fPLL clock, and then transfer that data to another part of a design using a collection of synchronous I/O PLL ...