Forum Discussion
Altera_Forum
Honored Contributor
13 years agoAt first I thought that I should right 2 different blocks in the FPGA, the first is SPI slave that connects to the CPU and transfers the data to the second block, which is an SPI master that connects to the EPCS and writes the data.
Now I thought of a better idea - actually I can wire the SPI bus from the CPU directly to the EPCS (by "wire" I mean in the FPGA) so that the CPU will write the EPCS with no additional logic in the FPGA, correct? In any case I don't need any additional GPIOs between the FPGA and the CPU except the ones used for SPI, right?