FPGA implementation of 64 bit hybrid prefix adder..

hi any1 can guide me for my project..title is FPGA implementation for 64 bit hybrid prefix adder..objective is to combine prefix algorithm and carry save algorithm to optimize the speed n area performance...so i need write verilog code for 64 bit hybrid prefix adder n use Quartus II software to synthesis..plz gimme sum idea.:)