Forum Discussion

Honored Contributor

11 years ago

FPGA can't properly work at my input CLK.

In my design,I found the clock can not properly work. The input clock is 66Mhz, if this signal directly is connected to the output pin, the output will get a signal of 66MHz. That's ok. but!!!...

Altera_Forum

Honored Contributor

11 years ago

I'm no expert at PLL's but if it gives you 132 mhz, why not just divide it by 2 :-)

-Mux

Forum Discussion

FPGA can't properly work at my input CLK.

Recent Discussions

Part Status request

Agilex 7 DDR4 Reset and ADDR/CMD Clock PCB Implementation Documentation Discrepancy

Vcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0

Arria 10: Remote Update Factory Fallback won't work & Watchdog does not trigger

IBIS models GTS banks agilex 5E