Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorFPGA can't properly work at my input CLK.
In my design,I found the clock can not properly work. The input clock is 66Mhz, if this signal directly is connected to the output pin, the output will get a signal of 66MHz. That's ok. but!!!...
Altera_ForumHonored Contributor
Honored ContributorI'm no expert at PLL's but if it gives you 132 mhz, why not just divide it by 2 :-)
-Mux
