Altera_ForumHonored Contributor15 years agoFLASH and SDRAM pins share the same FPGA pin I found it from the manual, doed that mean we can't apply both the flash and sdram device in SOPC builder? If no, how to deal with it? my board is CYCLONE II EP2C35F672C6 Thanks for any rep...Show More
Altera_ForumHonored Contributor15 years agoyou need a tri-state bridge, try taking a look at the example designs.
Recent DiscussionsWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?1.8 V LVDS Receiver Timing Specifications for Intel MAX 10 Dual Supply DevicesSolvedAvalon-ST configuration with Agilex 3 failsQuartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" requiredMAX10 DDR3 Timing