Altera_ForumHonored Contributor16 years agoFinding Dmax and Dminhow to find maximum data delay and the minimum data delay(excluding pin delays) in quartus II 8.0 ?
Recent DiscussionsCyclone-V SCFIFO - adding ECC to M10K/MLAB/Auto memoryWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File Information