Forum Discussion
Altera_Forum
Honored Contributor
12 years agoThank you zoomkrupesh. After setting up an additional PLL for signaltap with frequency that is twice as fast as the working frequency, I had a setup violation on a path from a node in my design to a node in signaltap module.
I'm not sure why there's clock domain crossing here since my understanding is that the second, faster clock is for signaltap sampling only and does not interfere the main module. Any suggestion?