Forum Discussion
Altera_Forum
Honored Contributor
9 years agoIs your signal_output signal connected to pins outside of the FPGA? If not the whole module will be optimized away by the synthesizer.
How do you load data in the RAM? I don't know if the synthesizer is smart enough, but it's possible that if it detects that you can never write anything in the module and that it's just initialized with zeros, that it will "optimize" your code by just outputting zeroes.