EP1C3T100C8N FPGA configuration problem

I made some further investigation by looking at the signals involved in serial configuration.

Now I know exactly when the cycle repeats:

The first 128 bytes of my configuration file are:

FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6ADEFF4000682F03006ADEFF4000682F03006ADEFF4000682F030000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4455544455557475577775577675567675577765566665563625522225D2E3551A1551111551111551111551

After receiving the first 44 bytes of data, FPGA switch nCS back to high level and DCLK stops to run.

It seems there may be something wrong in the first 44 bytes (FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6ADEFF4000682F03006ADEFF4000682F03006ADEFF4000682F030000)

Perhaps this header (if we can call this header) is not matching the one of EP1C3T100C8N device??

In Quartus II I have specified EP1C3T100C8 without N (it seems it is not possible to specify N)

Whitebird