Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

DSPBuilder Simulation - Mixed HDL Simulation Help

Hello Everyone!

I have a DSPBuilder VHDL generated design that is part of a larger Verilog HDL design. I was able to bring the DSPBuilder design into my overall Verilog design and instantiate it. Then I was able to run the Quartus synthesis, place and route without issue. However, I need to be able to simulate the entire design. This is where I am running into problems. What I did was create a project in Modelsim ported over all of the verilog and vhdl files that make up my design and attempted to compile them. The verilog portion was succesful but most of the VHDL files failed to compile due to Modelsim not being able to find certain libraries for example the alt_dspbuilder library. Anyone have any experience with this sort of thing? I am currently using ModelSim ALTERA 6.1g to try to perform the simualtion. Any insight in regards to simulating DSPbuilder designs as part of a larger design would be greatly appreciated. Also has anyone had any success in performing theses types of simualtions using Cadence NCSim instead of using ModelSim. If somone could point me to some examples that might be relevant to this topic would also be very helpful.

Thanks in advance!

4 Replies

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    17 years ago

    Snipped from the Altera web site:

    The ModelSim-Altera Edition software is licensed as a single language—either VHDL or Verilog HDL for each active subscription.
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    17 years ago

    Thanks for the feedback Harald.

    The version of ModelSim I am using seems to allow mix mode simulation. I was able to compile all of my verilod and a few of the vhdl files in the design.
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    17 years ago

    I remember working on a mixed language design with ModelSim Altera. Compiling the modules in both languages worked well but when the design was to be linked (vsim) then the error message occurred. I would like to recommend that you set up a very simple mixed language design and try to simulate this before spending too much time.