DSPBuilder Simulation - Mixed HDL Simulation Help

Hello Everyone! I have a DSPBuilder VHDL generated design that is part of a larger Verilog HDL design. I was able to bring the DSPBuilder design into my overall Verilog design and instantiate...