Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorDSP Senior Project Question
Hey Guys, Im an EE major just starting on my BSEE senior project. It is to create an FPGA based acoustic echo canceller. We have to use a 1024 tap adaptive FIR filter. It is require...
Altera_ForumHonored Contributor
Honored ContributorHe said that research showed that some blocks should have their coefficients updated more often than others.
He said that rather than update 1024 coefficients each time a new sample arrives, just update 128 coefficients when a block of 128 arrives.
