Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

DS-5 debug problem！

I use the ds-5 to debug ucosii on terasic DE-1 SOC. I want to control the FPGA PIO and I add the altera API to do this. But when I debug the program, commands window shows that “Target Message: ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

I think the original project uocsii skips the process of loading the preloader,just like the “u-boot-spl.axf” in project hwlib, and runs on the on chip ram.

I add the hwlib in ucos and exceed the on chip ram limit.

So I use the ”debug-hosted.ds“ to load the “u-boot-spl.axf” to initial the SDRAM and other peripherals.but some errors come out when loading the ucosii.axf.

is there any method to solve this problem？