Forum Discussion

Rk_Athram's avatar
Rk_Athram
Icon for Occasional Contributor rankOccasional Contributor
3 years ago
Solved

Driving Continuous clock to PCIe clock pin

Hi I am using 10AX057N2F40E2SG FPGA in our custom board.

I would like to understand,
What will happen if i drive continuous clock to PCIe clock pin, after power ON ?

a)Is the Pin GO BAD if i drive clock for continuously for few days!
b)how much the FPGA PIN is capable for continuous run!


Regards,

Rajesh

Configuration
  • FvM's avatar
    FvM
    3 years ago

    Hi,

    are you asking about REFCLK input of XCVR blocks, connected to PCIe clock in a PCIe application? They can be expected to switch 24/7, they are of course designed for continuous operation, just need to respect voltage ratings.

5 Replies

  • FvM's avatar
    FvM
    Icon for Super Contributor rankSuper Contributor
    3 years ago

    Hi,

    are you asking about REFCLK input of XCVR blocks, connected to PCIe clock in a PCIe application? They can be expected to switch 24/7, they are of course designed for continuous operation, just need to respect voltage ratings.

  • Rk_Athram's avatar
    Rk_Athram
    Icon for Occasional Contributor rankOccasional Contributor
    3 years ago

    Hi,
    Thank you for the response

    Yes Refclk.

  • Wincent_Altera's avatar
    Wincent_Altera
    Icon for Regular Contributor rankRegular Contributor
    3 years ago

    Hi,


    Thanks FVM for answering the question, so do you still have any further question in the case ?


    Regards,

    Wincent_Intel


  • Wincent_Altera's avatar
    Wincent_Altera
    Icon for Regular Contributor rankRegular Contributor
    3 years ago

    Hi,


    Thanks for confirming the answer in Intel FPGA forum.

    Also, thank you FvM as well.


    If your support experience falls below a 9 out of 10 using Intel FPGA forum, I kindly request the opportunity to rectify it before concluding our interaction. If the issue cannot be resolved, please inform me of the cause so that I can learn from it and strive to enhance the quality of future service experiences.

    Regards,

    Wincent_Intel