Forum Discussion
number_7
New Contributor
1 year agoDisplayPort IP quartus v24.1 reference design with ftile transceiver IP
I have generated the reference design for display port IP with help of user guide " F-Tile DisplayPort Intel® FPGA IP Design Example User Guide" version 20.0.1. The reference design having F tile...
VenT_Altera
Frequent Contributor
1 year agoHi @number_7,
As there are no further inquiries, I will transition this thread to community support. Please login to ‘https://supporttickets.intel.com’, view details of the desired request, and post a feed/response within the next 15 days to allow me to continue to support you.
After 15 days, this thread will be transitioned to community support.
The community users will be able to help you with your follow-up questions.
We apologize for the inconvenience caused and thank you for your understanding.
Thanks.
Best Regards,
Ven