Forum Discussion

Contributor

4 years ago

Discrete RSU User Logic

Hi, I want to do an discrete RSU with UART interface. I wrote the UART, RAM and on-chip memory in VHDL but how can I write dualboot and user logic of RSU. There is an atom for RSU implementation pu...

JohnT_Altera

Regular Contributor

4 years ago

Hi,

The fallback will automatically happen when the configuration failed. In order to update the CFM then you will need to use the On Chip Flash IP.

You may refer to https://fpgacloud.intel.com/devstore/platform/17.1std.1/Standard/i2c-remote-system-update-example/ on how to implement RSU in Max 10.

RVadl2

Occasional Contributor

4 years ago

@JohnT_Intel Hi, I am following the example that you mentioned i.e

https://fpgacloud.intel.com/devstore/platform/17.1std.1/Standard/i2c-remote-system-update-example/

Can you point me to Altera example projects that contain the source files(c files) of nios_platform.pof and source files of RSU.sof.

Thanks in Advance.

Forum Discussion

Discrete RSU User Logic

Recent Discussions

Will serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?

System PLL of Agliex5 PCIE example design cannot be locked after configuration

JTAG Chain Broken on Agilex 7-I Dev Kit

Request for Cyclone V Pinout File Information

Cyclone 10 LP's Extended Industrial parts