Forum Discussion
Altera_Forum
Honored Contributor
Honored Contributordifferent width dual port ram from VHDL template
Dear all, In my design I have a dual port memory, where the write port is 128x32 configuration and read port is 4096 x 1. I have written the module in the VHDL, but my implementation results in...
Altera_ForumHonored Contributor
Honored ContributorJust a word of warning. variable bitwidth demands too much memory blocks especially if it is read/write on both ports, check your resource and you will see.
